

(12) NACH DEM VERTRAG ÜBER DIE INTERNATIONALE ZUSAMMENARBEIT AUF DEM GEBIET DES
PATENTWESENS (PCT) VERÖFFENTLICHTE INTERNATIONALE ANMELDUNG

(19) Weltorganisation für geistiges Eigentum
Internationales Büro



(43) Internationales Veröffentlichungsdatum
8. März 2001 (08.03.2001)

PCT

(10) Internationale Veröffentlichungsnummer
WO 01/17011 A3

(51) Internationale Patentklassifikation⁷: **H01L 21/48**,
23/498, G06K 19/077

(72) Erfinder; und
(75) Erfinder/Anmelder (nur für US): FANNASCH, Lothar
[DE/DE]; Südstrasse 61, 33647 Bielefeld (DE).

(21) Internationales Aktenzeichen: PCT/DE00/02889

(22) Internationales Anmeldedatum:
24. August 2000 (24.08.2000)

(25) Einreichungssprache: Deutsch

(26) Veröffentlichungssprache: Deutsch

(30) Angaben zur Priorität:
199 40 480.1 26. August 1999 (26.08.1999) DE

(71) Anmelder (für alle Bestimmungsstaaten mit Ausnahme von
US): ORGA KARTENSYSTEME GMBH [DE/DE]; Am
Hoppenhof 33, 33104 Paderborn (DE).


(81) Bestimmungsstaaten (national): AE, AG, AL, AM, AT,
AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU,
CZ, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Bestimmungsstaaten (regional): ARIPO-Patent (GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), eura-
sisches Patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
europäisches Patent (AT, BE, CH, CY, DE, DK, ES, FI,
FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI-Patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE,
SN, TD, TG).

[Fortsetzung auf der nächsten Seite]

(54) Title: CONDUCTOR TRACK SUPPORTING LAYER FOR LAMINATING INSIDE A CHIP CARD, CHIP CARD COM-
PRISING A CONDUCTOR TRACK SUPPORTING LAYER, AND METHOD FOR PRODUCING A CHIP CARD

(54) Bezeichnung: LEITERBAHNTRÄGERSCHICHT ZUR EINLAMINIERUNG IN EINE CHIPKARTE, CHIPKARTE MIT
EINER LEITERBAHNTRÄGERSCHICHT UND VERFAHREN ZUR HERSTELLUNG EINER CHIPKARTE



(57) Abstract: The invention relates to a conductor track supporting layer (1) for laminating inside a chip card comprising at least one conductor track (2), which is applied to the conductor track supporting layer (1) during a screen printing method and which is made of a screen printing paste, and comprising connecting areas (3) that are connected to the conductor track (2). According to the invention, the conductor track supporting layer has indentations (4a, 4b, 4c) which are located in the area of the connecting areas (3) and which are filled with the screen printing paste during the screen printing process. By using these inventive measures, it is possible to produce conductor track supporting layers provided with connecting areas of varying thicknesses. Conductor track supporting layers of this type enable the production of recesses in the chip cards after said conductor track supporting layers are laminated in chip cards. These recesses expose the connecting areas (3) for connection to electronic components, and the sensitive strip conductors (2) also located in the chip card are prevented from becoming damaged. The invention also relates to a chip card provided with the above-mentioned conductor track supporting layer and to a method for producing a chip card of this type.

[Fortsetzung auf der nächsten Seite]

20010308



WO 01/17011 A3